

FEATURES

- High-Performance Blackmer® Voltage Controlled Amplifier
- High-Performance RMS-Level Detector
- Three General-Purpose Opamps
- Wide Dynamic Range: > 115 dB
- Low THD: <0.003%
- Low Cost
- DIP & Surface-Mount Packages

APPLICATIONS

- Compressors
- Limiters
- Gates
- Expanders
- De-Essers
- Duckers
- Noise Reduction Systems
- Wide-Range Level Meters

Description

THAT 4301 Dynamics Processor, dubbed "THAT Analog Engine," combines in a single IC all the active circuitry needed to construct a wide range of dynamics processors. The 4301 includes a high-performance, exponentially-controlled VCA, a log-responding RMS-level sensor and three general-purpose opamps.

The VCA provides two opposing-polarity, voltage-sensitive control ports. Dynamic range exceeds 115 dB, and THD is typically 0.003% at 0 dB gain. The RMS detector provides accurate rms-to-dc conversion over an 80 dB dynamic range for signals with crest factors up to 10. One opamp is dedicated as a current-to-voltage

converter for the VCA, while the other two may be used for the signal path or control voltage processing.

The combination of exponential VCA gain control and logarithmic detector response — "decibel-linear" response — simplifies the mathematics of designing the control paths of dynamics processors. This makes it easy to design audio compressors, limiters, gates, expanders, de-essers, duckers, noise reduction systems and the like. The high level of integration ensures excellent temperature tracking between the VCA and the detector, while minimizing the external parts count.




Figure 1. Block Diagram

Model	20 pin DIP Package	20 pin SO Package
4301	4301P20-U	4301W20-U

Table 1. Ordering Information

SPECIFICATIONS^{1,2}

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$)³			
Positive Supply Voltage (V_{CC})	+18 V	Power Dissipation (P_D) ($T_A = 75^\circ\text{C}$)	700 mW
Negative Supply Voltage (V_{EE})	-18 V	Operating Temperature Range (T_{OP})	0 to +70 °C
Supply Current (I_{CC})	20 mA	Storage Temperature Range (T_{ST})	-40 to +125 °C

Overall Electrical Characteristics						
Parameter	Symbol	Conditions	Min	Typ	Max	Units
Positive Supply Voltage	V_{CC}		+7	—	+15	V
Negative Supply Voltage	V_{EE}		-7	—	-15	V
Positive Supply Current	I_{CC}		—	12	18	mA
Negative Supply Current	I_{EE}		—	-12	-18	mA

VCA Electrical Characteristics⁴						
Parameter	Symbol	Conditions	Min	Typ	Max	Units
Input Bias Current	$I_{B(VCA)}$	No Signal	—	30	400	pA
Input Offset Voltage	$V_{OFF(VCA\ In)}$	No Signal	—	± 4	± 15	mV
Input Signal Current	$I_{IN(VCA)}$ or $I_{OUT(VCA)}$		—	175	750	μArms
Gain at 0V Control	G_0	$E_{C+} = E_{C-} = 0.000\text{V}$	-0.4	0.0	+0.4	dB
Gain-Control Constant	$E_{C+}/\text{Gain (dB)}$	$T_A = 25^\circ\text{C}$ ($T_{CHIP} @ 55^\circ\text{C}$) -60 dB < gain < +40dB E_{C+} & SYM E_{C-}	6.4	6.5	6.6	mV/dB
	$E_{C-}/\text{Gain (dB)}$		-6.4	-6.5	-6.6	mV/dB
Gain-Control TempCo	$\Delta E_C / \Delta T_{CHIP}$	Ref $T_{CHIP} = 27^\circ\text{C}$	—	+0.33	—	%/°C
Gain-Control Linearity		-60 to +40 dB gain	—	0.5	2	%
Off Isolation		$E_{C+}=\text{SYM}=-375\text{mV}$, $E_{C-}=\text{SYM}=\text{+}375\text{mV}$	110	115	—	dB
Output Offset Voltage Change	$\Delta V_{OFF(OUT)}$	$R_{out} = 20\text{k}\Omega$	—	1	3	mV
		0 dB gain	—	2	10	mV
		+15 dB gain	—	5	25	mV
Gain Cell Idling Current	I_{IDLE}		—	20	—	μA
Output Noise	$e_{n(OUT)}$	20 Hz - 20 kHz	—	-96	-94	dBV
		$R_{out} = 20\text{k}\Omega$ 0 dB gain +15 dB gain	—	-85	-83	dBV
Total Harmonic Distortion	THD	$V_{IN} = 0$ dBV, 1 kHz 0 dB gain	—	0.003	0.007	%

1. All specifications are subject to change without notice.
2. Unless otherwise noted, $T_A=25^\circ\text{C}$, $V_{CC}=\text{+}15\text{V}$, $V_{EE}=\text{-}15\text{V}$; V_{CASYM} adjusted for min THD @ 1V, 1 kHz, 0 dB gain.
3. If the device is subjected to stress above the Absolute Maximum Ratings, permanent damage may result. Sustained operation at or near the Absolute Maximum Ratings conditions is not recommended. In particular, like all semiconductor devices, device reliability declines as operating temperature increases.
4. Test circuit is the VCA section only from Figure 2.
5. Except as noted, test circuit is the RMS-Detector section only from Figure 2.

SPECIFICATIONS^{1,2} (Cont'd.)

<u>VCA Electrical Characteristics⁴ (Cont'd)</u>							
Parameter	Symbol	Conditions	Min	Typ	Max	Units	
Total Harmonic Distortion (cont'd.)	THD	$V_{IN} = +10$ dBV, 1 kHz	0 dB gain	—	0.03	0.07	%
			-15 dB gain	—	0.035	0.09	%
		$V_{OUT} = +10$ dBV, 1 kHz	+15 dB gain	—	0.035	0.09	%
Symmetry Control Voltage	V_{SYM}	minimum THD	-2.5	0	+2.5	mV	

<u>RMS Detector Electrical Characteristics⁵</u>						
Parameter	Symbol	Conditions	Min	Typ	Max	Units
Input Bias Current	$I_{B(RMS)}$	No Signal	—	30	400	pA
Input Offset Voltage	$V_{OFF(RMS IN)}$	No Signal	—	±4	±15	mV
Input Signal Current	$I_{IN(RMS)}$		—	175	750	μA
Input Current for 0 V Output	I_{in0}	$I_T = 7.5$ μA	6	8.5	12	μA
Output Scale Factor	$E_O / 20 \log(I_{in}/I_{in0})$	$31.6nA < I_{in} < 1mA$ $T_A = 25^\circ C$ ($T_{CHIP} \approx 55^\circ C$)	6.4	6.5	6.6	mV/dB
Scale Factor Match (RMS to VCA)		-20 dB < VCA Gain < +20 dB $1\mu A < I_{in(DET)} < 100\mu A$.985	1	1.015	
Output Linearity		$f_{IN} = 1kHz$	—	0.1	—	dB
		$1\mu A < I_{in} < 100\mu A$	—	0.5	—	dB
		$100nA < I_{in} < 316\mu A$	—	1.5	—	dB
		$31.6nA < I_{in} < 1mA$	—	—	—	—
Rectifier Balance		$f_{IN} = 100$ Hz, $\tau = .001$ s $1\mu A < I_{in} < 100\mu A$	-20	—	20	%
Crest Factor		1ms pulse repetition rate	—	3.5	—	
		0.2 dB error	—	5	—	
		0.5 dB error	—	10	—	
		1.0 dB error	—	—	—	
Maximum Frequency for 2 dB Additional Error		$I_{in} \geq 10mA$	—	100	—	kHz
		$I_{in} \geq 3mA$	—	45	—	kHz
		$I_{in} \geq 300nA$	—	7	—	kHz
Timing Current Set Range	I_T		1.5	7.5	15	μA
Voltage at I_T Pin		$I_T = 7.5$ μA	-10	+20	+50	mV
Timing Current Accuracy	I_{CT}/I_T	$I_T = 7.5$ μA	0.90	1.1	1.30	
Filtering Time Constant	τ	$T_{CHIP} = 55^\circ C$		$(0.026) \frac{C_T}{I_T}$		s
Output Temp. Coefficient	$\Delta E_O / \Delta T_{CHIP}$	Re: $T_{CHIP} = 27^\circ C$	—	0.33	—	%/°C
Output Current	I_{OUT}	-300mV < V_{OUT} < +300mV	±90	±100	—	μA

SPECIFICATIONS^{1,2} (Cont'd.)

Opamp Electrical Characteristics⁶												
Parameter	Symbol	Conditions	OA1			OA2			OA3			Units
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Input Offset Voltage	V_{OS}		—	±0.5	±6	—	±0.5	±6	—	±0.5	±6	mV
Input Bias Current	I_B		—	150	500	—	150	500	—	150	500	nA
Input Offset Current	I_{OS}		—	15	50	—	15	50	—	N/A		nA
Input Voltage Range	I_{VR}		—	±13.5	—	—	±13.5	—	—	N/A		V
Common Mode Rej. Ratio	CMRR	$R_S < 10k$	—	100	—	—	100	—	—	N/A		
Power Supply Rej. Ratio	PSRR	$V_S = \pm 7V$ to $\pm 15V$	—	100	—	—	100	—	—	100	—	
Gain Bandwidth Product	GBW	(@50kHz)	—	5	—	—	5	—	—	5	—	MHz
Open Loop Gain	A_{VO}	$R_L = 10k$ $R_L = 2k$	—	115 N/A	—	—	110 N/A	—	—	125 120	—	
Output Voltage Swing		$V_O @ R_L = 5k\Omega$ $V_O @ R_L = 2k\Omega$	—	±13 N/A	—	—	±13 N/A	—	—	±14 ±13	—	V V
Short Circuit Output Current			—	4	—	—	4	—	—	12	—	mA
Slew Rate	SR		—	2	—	—	2	—	—	2	—	V/μs
Total Harmonic Distortion	THD	1kHz, $A_V = 1$, $R_L = 10k\Omega$ 1kHz, $A_V = -1$, $R_L = 2k\Omega$	—	0.0007 N/A	0.003	—	0.0007 N/A	0.003	—	0.0007 0.0007	0.003	% %
Input Noise Voltage Density	e_n	$f_0 = 1kHz$	—	6.5	10	—	7.5	12	—	7.5	12	
Input Noise Current Density	i_n	$f_0 = 1kHz$	—	0.3	—	—	0.3	—	—	0.3	—	

6. Test circuit for opamps is a unity-gain follower configuration with loaded resistor R_L as specified.




Figure 2. VCA and RMS detector test circuit

REPRESENTATIVE DATA




Figure 3. VCA Gain vs. Control Voltage (Ec-) at 25°C




Figure 4. VCA 1kHz THD+Noise vs. Input, -15 dB Gain




Figure 5. VCA 1kHz THD+Noise vs. Input, +15 dB Gain




Figure 6. VCA 1kHz THD+Noise vs. Input, 0 dB Gain




Figure 7. VCA THD vs. Frequency, 0 dB Gain, 1Vrms Input




Figure 8. RMS Output vs. Input Level, 1 kHz & 10 kHz




Figure 9. Departure from Ideal Detector Law vs. Level




Figure 10. Detector Output vs. Frequency at Various Levels

detector is to accurately track such low-level signals, ac coupling is normally required.

The log-domain filter cutoff frequency is usually placed well below the frequency range of interest. For an audio-band detector, a typical value would be 5 Hz, or a 32 ms time constant (τ). The filter's time constant is determined by an external capacitor attached to the C_T pin, and an internal current source (I_{CT}) connected to C_T . The current source is programmed via the I_T pin: current in I_T is mirrored to I_{CT} with a gain of approximately 1.1. The resulting time constant τ is approximately equal to $0.026 C_T/I_T$. Note that, as a result of the mathematics of RMS detection, the attack and release time constants are fixed in their relationship to each other.

The dc output of the detector is scaled with the same constant of proportionality as the VCA gain control: 6.5 mV/dB. The detector's 0 dB reference (I_{in0} , the input current which causes 0 V output), is determined by I_T as follows:

$$I_{in0} = \sqrt{9.6\mu A I_T}$$

The detector output stage is capable of sinking or sourcing 100 μ A.

Differences between the 4301's RMS-Level Detector circuitry and that of the THAT 2252 RMS Detector are as follows:

1) The rectifier in the 4301 RMS Detector is internally balanced by design, and cannot be balanced via an external control. The 4301 will typically balance positive and negative halves of the input signal within $\pm 1.5\%$, but in extreme cases the mismatch may reach $\pm 15\%$. However, a 15% mismatch will not significantly increase ripple-induced distortion in dynamics processors over that caused by signal ripple alone.

2) The time constant of the 4301's RMS detector is determined by the combination of an external capacitor (connected to the C_T pin) and an internal, programmable current source. The current source is equal to

1.1 I_T . Normally, a resistor is not connected directly to the C_T pin on the 4301.

3) The 0 dB reference point, or level match, is not adjustable via an external current source. However, as in the 2252, the level match is affected by the timing current, which, in this case, is drawn from the I_T pin and mirrored internally to C_T .

4) The input stage of the 4301 RMS detector uses integrated P-channel FETs rather than a bias-current corrected bipolar differential amplifier. Input bias currents are therefore negligible, improving performance at low signal levels.

The Opamps — in Brief

The three opamps in the 4301 are intended for general purpose applications. All are 5 MHz opamps with slew rates of approximately 2 V/ μ s. All use bipolar PNP input stages. However, the design of each is optimized for its expected use. Therefore, to get the most out of the 4301, it is useful to know the major differences among these opamps.

OA_3 , being internally connected to the output of the VCA, is intended for current-to-voltage conversion. Its input noise performance, at $7.5 nV/\sqrt{Hz}$, complements that of the VCA, adding negligible noise at unity gain. Its output section is capable of driving a 2 k Ω load to within 2 V of the power supply rails, making it possible to use this opamp directly as the output stage in single-ended designs.

OA_1 is the quietest opamp of the three. Its input noise voltage, at $6.5 nV/\sqrt{Hz}$, makes it the opamp of choice for input stages. Note that its output drive capability is limited (in order to reduce the chip's power dissipation) to approximately ± 3 mA. It is comfortable driving loads of 5 k Ω or more to within 1 V of the power supply rails.

OA_2 is intended primarily as a control-voltage processor. Its input noise parallels that of OA_3 , and its output drive capability parallels that of OA_1 .

Applications

The circuit of Figure 12 shows a typical application for THAT 4301. This simple compressor/ limiter design features adjustable hard-knee threshold, compression ratio, and static gain¹. The applications discussion in this data sheet will center on this circuit for the purpose of illustrating important design issues. However, it is possible to configure many other types of dynamics processors with THAT 4301. Hopefully, the following discussion will imply some of these possibilities.

Signal Path

As mentioned in the section on theory, the VCA input pin is a virtual ground with negative feedback provided internally. An input resistor (R_1 , 20k Ω) is required to convert the ac input voltage to a current within the linear range of the 4301. (Peak VCA input currents should be kept under 1 mA for best distortion performance.) The coupling capacitor (C_1 , 47 μ f) is strongly recommended to block dc current from preceding stages (and from offset voltage at the input of the VCA). Any dc current into the VCA will be modulated by varying gain in the VCA, showing up in the

output as “thumps”. Note that C_1 , in conjunction with R_1 , will set the low frequency limit of the circuit.

The VCA output is connected to OA_3 , configured as an inverting current-to-voltage converter. OA_3 's feedback components (R_2 , 20 k Ω , and C_2 , 47 pf) determine the constant of current-to-voltage conversion. The simplest way to deal with this is to recognize that when the VCA is set for unity (0 dB) gain, the input to output voltage gain is simply R_2/R_1 , just as in the case of a single inverting stage. If, for some reason, more than 0 dB gain is required when the VCA is set to unity, then the resistors may be skewed to provide it. Note that the feedback capacitor (C_2) is *required* for stability. The VCA output has approximately 45 pf of capacitance to ground, which must be neutralized via the 47 pf feedback capacitor across R_2 .

The VCA gain is controlled via the E_{c-} terminal, whereby gain will be proportional to the negative of the voltage at E_{c-} . The E_{c+} terminal is grounded, and the SYM terminal is returned nearly to ground via a small resistor (R_3 , 51 Ω). The VCA SYM trim (R_5 , 50 k Ω) allows a small voltage to be applied to the SYM terminal via R_4 (300 k Ω). This voltage adjusts for small mismatches within the VCA gain cell, thereby reducing




Figure 12. Typical Compressor/Limiter Application Circuit

1. More information on this compressor design, along with suggestions for converting it to soft-knee operation, is given in THAT Design Note DN00A, Basic Compressor Limiter Design. The designs in DN00A are based on THAT Corporation's 2180-Series VCAs and 2252 RMS Detector, but are readily adaptable to the 4301 with only minor modifications. In fact, the circuit presented here is functionally identical to the hard-knee circuit published in DN00A.

even-order distortion products. To adjust the trim, apply to the input a middle-level, middle-frequency signal (1 kHz at 1 V is a good choice with this circuit) and observe THD at the signal output. Set the trim for minimum THD.

RMS-Level Detector

The RMS detector's input is similar to that of the VCA. An input resistor (R_6 , 10 k Ω) converts the ac input voltage to a current within the linear range of the 4301. (Peak detector input currents should be kept under 1 mA for best linearity.) The coupling capacitor (C_3 , 47 μ f) is recommended to block dc current from preceding stages (and from offset voltage at the input of the detector). Any dc current into the detector will limit the low-level resolution of the detector, and will upset the rectifier balance at low levels. Note that, as with the VCA input circuitry, C_3 in conjunction with R_6 will set the lower frequency limit of the detector.

The time response of the RMS detector is determined by the capacitor attached to C_T (C_4 , 10 μ f) and the size of the current in pin I_T (determined by R_7 , 2 M Ω and the negative power supply, -15 V). Since the voltage at I_T is approximately 0 V, the circuit of Figure 12 produces 7.5 μ A in I_T . The current in I_T is mirrored with a gain of 1.1 to the C_T pin, where it is available to discharge the timing capacitor (C_4). The combination produces a log filter with time constant equal to approximately 0.026 C_T/I_T (~35 ms in the circuit shown).

The waveform at C_T will follow the logged (decibel) value of the input signal envelope, plus a dc offset of about 1.3 V (2 V_{BE}). This allows a polarized capacitor to be used for the timing capacitor, usually an electrolytic. The capacitor used should be a low-leakage type in order not to add significantly to the timing current.

The output stage of the RMS detector serves to buffer the voltage at C_T and remove the 1.3 V dc offset, resulting in an output centered around 0 V for input signals of about 85 mV. The output voltage increases 6.5 mV for every 1 dB increase in input signal level. This relationship holds over more than a 60 dB range in input currents.

Control Path

A compressor/limiter is intended to reduce its gain as signals rise above a threshold. The output of the RMS detector represents the input signal level over a wide range of levels, but compression only occurs when the level is above the threshold. OA_1 is configured as a variable threshold detector to block envelope information for low-level signals, passing only information for signals above threshold.

OA_1 is an inverting stage with gain of 2 above threshold and 0 below threshold. Neglecting the action of the THRESHOLD control (R_{12}) and its associated resistors (R_{11} and R_{10}), positive signals from the RMS detector output drive the output of OA_1 negative. This forward biases CR_2 , closing the feedback loop such that the junction of R_9 and CR_2 (the output of the threshold detector) sits at $-(R_9/R_8)$ RMS_{OUT} . For the circuit of Figure 12, this is -2 RMS_{OUT} . Negative signals

from the RMS detector drive the output of OA_1 positive, reverse biasing CR_2 and forward biasing CR_1 . In this case, the junction of R_9 and CR_2 rests at 0 V, and no signal level information is passed to the threshold detector's output.

In order to vary the threshold, R_{12} , the THRESHOLD control, is provided. Via R_{11} (383 k Ω), R_{12} adds up to ± 39.2 μ A of current to OA_1 's summing junction, requiring the same amount of opposite-polarity current from the RMS detector output to counterbalance it. At 4.99 k Ω , the voltage across R_8 required to produce a counterbalancing current is ± 195 mV, which represents a ± 30 dB change in RMS detector input level.

Since the RMS detector's 0 dB reference level is 85 mV, the center of the THRESHOLD pot's range would be 85 mV, were it not for R_{10} (2 M Ω), which provides an offset. R_{10} adds an extra -7.5 μ A to OA_1 's summing junction, which would be counterbalanced by 37.4 mV at the detector output. This corresponds to 5.8 dB, offsetting the THRESHOLD center by this much to 165 mV, or approximately -16 dBV.

The output of the threshold detector represents the signal level above the determined threshold, at a constant of about 13 mV/dB (from $[R_9/R_8]$ 6.5 mV/dB). This signal is passed on to the COMPRESSION control (R_{13}), which variably attenuates the signal passed on to OA_2 . Note that the gain of OA_2 , from the wiper of the COMPRESSION control to OA_2 's output, is R_{16}/R_{15} (0.5), precisely the inverse of the gain of OA_1 . Therefore, the COMPRESSION control lets the user vary the above-threshold gain between the RMS detector output and the output of OA_1 from zero to a maximum of unity.

The gain control constant of the VCA, 6.5 mV/dB, is exactly equal to the output scaling constant of the RMS detector. Therefore, at maximum COMPRESSION, above threshold, every dB increase in input signal level causes a 6.5 mV increase in the output of OA_2 , which in turn causes a 1 dB decrease in the VCA gain. With this setting, the output will not increase despite large increases in input level above threshold. This is infinite compression. For intermediate settings of COMPRESSION, a 1 dB increase in input signal level will cause less than a 1 dB decrease in gain, thereby varying the compression ratio.

The resistor R_{14} is included to alter the taper of the COMPRESSION pot to better suit common use. If a linear taper pot is used for R_{13} , the compression ratio will be 1:2 at the middle of the rotation. However, 1:2 compression in an above-threshold compressor is not very strong processing, so 1:4 is often preferred at the midpoint. R_{14} warps the taper of R_{13} so that 1:4 compression occurs at approximately the midpoint of R_{13} 's rotation.

The GAIN control (R_{18}) is used to provide static gain or attenuation in the signal path. This control adds up to ± 130 mV offset to the output of OA_2

(from $-V + \frac{R_{16}}{R_{17}}$ to $-V - \frac{R_{16}}{R_{17}}$), which is approximately

± 20 dB change in gain of the VCA. C_5 is used to attenuate the noise of OA_2 , OA_1 and the resistors R_8 through R_{16} used in the control path. All these active and passive components produce noise which is passed on to the control port of the VCA, causing modulation of the signal. By itself, the 4301 VCA produces very little noise modulation, and its performance can be significantly degraded by the use of noisy components in the control voltage path.

Overall Result

The resulting compressor circuit provides hard-knee compression above threshold with three essential user-adjustable controls. The threshold of compression may be varied over a ± 30 dB range from about -46 dBV to $+14$ dBV. The compression ratio may be varied from 1:1 (no compression) to ∞ :1. And,

static gain may be added up to ± 20 dB. Audio performance is excellent, with THD running below 0.05% at middle frequencies even with 10 dB of compression, and an input dynamic range of over 115 dB.

Perhaps most important, this example design only scratches the surface of the large body of applications circuits which may be constructed with THAT 4301. The combination of an accurate, wide-dynamic-range, log-responding level detector with a high-quality, exponentially-responding VCA produces a versatile and powerful analog engine. The opamps provided in the 4301 enable the designer to configure these building blocks with few external components to construct gates, expanders, de-essers, noise reduction systems and the like.

For further information, samples and pricing, please contact us at the address below.

Not Recommended for New Design (see THAT4305)

Package Characteristics				
Parameter	Symbol	Conditions	Typ	Units
Thru Hole Package		See below for pinout and dimensions	20 pin DIP	
Thermal Resistance	θ_{JA}	DIP package soldered to board	65	°C/W
Environmental Regulation Compliance		Complies with RoHS requirements		
Surface Mount Package		See below for pinout and dimensions	20 pin SO	
Thermal Resistance	θ_{JA}	SO package soldered to board	70	°C/W
Soldering Reflow Profile		JEDEC JESD22-A113-D (250 °C)		
Moisture Sensitivity Level	MSL		3	
Environmental Regulation Compliance		Complies with RoHS requirements		




Figure 13. 20 pin DIP package outline




Figure 14. 20 pin SO package outline

Pin Name	Pin Number	Pin Name	Pin Number
RMS IN	1	OA1 +IN	20
IT	2	OA1 -IN	19
No Internal Connection	3	OA1 OUT	18
RMS OUT	4	VCA IN	17
CT	5	EC-	16
OA2 -IN	6	EC+	15
OA2 OUT	7	SYM	14
OA2 +IN	8	VCA OUT	13
GND	9	OA3 OUT	12
VEE	10	VCC	11

Table 2. THAT 4301 pin assignments

Revision History

Revision	ECO	Date	Changes	Page
00	—	6/24/1999	Initial Release	—
01	—	7/5/2006	Added C9 to Figure 14; Moved order information chart.	1, 9
02	—	8/24/2007	Added missing pin numbers to Table 2. Corrected symbols in specs.	2, 3, 5
03	—	1/26/2009	Corrected equation typos in the opamp section.	8
04	2748	12/10/2012	Corrected typo. in the surface mount package diagram.	5
05	2849	1/28/2014	Moved Package Characteristics and Outline drawings to page 11.	1, 5, 11
06	2855	3/10/2014	Corrected pin assignments in Table 2.	11
07	2866	3/31/2014	Added watermark that A version is discontinued.	—
08	2867	4/1/2014	Removed 'A' version, Chg'd lead finish, added 20p SO Wide pkg	—
09	2977	5/24/2016	Removed "Advanced Information" watermark from Figure 14	11
10	3011	6/1/2017	Corrected x-axis label in figure 10. Document redrawn.	—

Not Recommended for New Design (see THAT4301)